A test bench or testing workbench is an environment used to verify the correctness or soundness of a design or model.

The term has its roots[citation needed] in the testing of electronic devices, where an engineer would sit at a lab bench with tools for measurement and manipulation, such as oscilloscopes, multimeters, soldering irons, wire cutters, and so on, and manually verify the correctness of the device under test (DUT).

In the context of software or firmware or hardware engineering, a test bench is an environment in which the product under development is tested with the aid of software and hardware tools. The software may need to be modified slightly in some cases to work with the test bench but careful coding can ensure that the changes can be undone easily and without introducing bugs.[1]

The term "test bench" is used in digital design with a hardware description language to describe the test code, which instantiates the DUT and runs the test.

An additional meaning for "test bench" is an isolated, controlled environment, very similar to the production environment but neither hidden nor visible to the general public, customers etc. Therefore making changes is safe, because final users are not involved.

See also

edit

References

edit
  1. ^ "Computers as Components third edition: Home". Archived from the original on 2014-02-22. Retrieved 2014-02-16.
Stub icon

This computer science article is a stub. You can help Wikipedia by adding missing information.

📚 Artikel Terkait di Wikipedia

VHDL

outputs of the circuit after generating the appropriate testbench. To generate an appropriate testbench for a particular circuit or VHDL code, the inputs have

Hardware description language

(I/O), and a clock waveform. The testbench code is event driven: a designer writes HDL statements to implement the (testbench-generated) reset-signal, to model

Hardware emulation

between testbench and design. By Amdahl's law, the slowest device in the chain will determine the speed achievable. Normally, this is the testbench in the

Specman

compiling, and debugging testbench environments written in the e Hardware Verification Language. Specman also offers automated testbench generation to boost

Intelligent verification

Intelligent Verification, including intelligent testbench automation, is a form of functional verification of electronic hardware designs used to verify

Verification

correctness of algorithms Intelligent verification, automatically adapts the testbench to changes in RTL Runtime verification, during execution Software verification

Parade of sovereignties

dissolution of the Soviet Union. The massive secessionist event has served as a testbench for various theories of secession. The first top-level Soviet republic

E (verification language)

reflection capability Language is DUT-neutral in that you can use a single e testbench to verify a SystemC/C++ model, an RTL model, a gate level model, or even